Papers › HAQ: Hardware-Aware Automated Quantization with Mixed Precision

HAQ: Hardware-Aware Automated Quantization with Mixed Precision

21 Nov 2018CVPR 2019 6arXiv:1811.08886archive 2025-07-28

Kuan Wang, Zhijian Liu, Yujun Lin, Ji Lin, Song Han

Model quantization is a widely used technique to compress and accelerate deep neural network (DNN) inference. Emergent DNN hardware accelerators begin to support mixed precision (1-8 bits) to further improve the computation efficiency, which raises a great challenge to find the optimal bitwidth for each layer: it requires domain experts to explore the vast design space trading off among accuracy, latency, energy, and model size, which is both time-consuming and sub-optimal. Conventional quantization algorithm ignores the different hardware architectures and quantizes all the layers in a uniform way. In this paper, we introduce the Hardware-Aware Automated Quantization (HAQ) framework which leverages the reinforcement learning to automatically determine the quantization policy, and we take the hardware accelerator's feedback in the design loop. Rather than relying on proxy signals such as FLOPs and model size, we employ a hardware simulator to generate direct feedback signals (latency and energy) to the RL agent. Compared with conventional methods, our framework is fully automated and can specialize the quantization policy for different neural network architectures and hardware architectures. Our framework effectively reduced the latency by 1.4-1.95x and the energy consumption by 1.9x with negligible loss of accuracy compared with the fixed bitwidth (8 bits) quantization. Our framework reveals that the optimal policies on different hardware architectures (i.e., edge and cloud architectures) under different resource constraints (i.e., latency, energy and model size) are drastically different. We interpreted the implication of different quantization policies, which offer insights for both neural network architecture design and hardware architecture design.

PaperPDFConference PDFCode

In Syntology Open this paper in Syntology's Atlas, the map of the papers in Syntology's graph and their citations.

Code

AhmadQasim/proxylessnas-dense mentioned on GitHubpytorchApache-2.0 report
MIT-HAN-LAB/ProxylessNAS mentioned on GitHubpytorchMIT report
ZTao-z/ProxylessNAS mentioned on GitHubpytorchApache-2.0 report
ito-rafael/once-for-all-2 mentioned on GitHubpytorchMIT report
mit-han-lab/ProxylessNAS mentioned on GitHubpytorchMIT report
mit-han-lab/amc mentioned on GitHubpytorch report
mit-han-lab/once-for-all mentioned on GitHubpytorchMIT report
newwhitecheng/compress-all-nn mentioned on GitHubtf report
seulkiyeom/once-for-all mentioned on GitHubpytorchApache-2.0 report
songhan/DSD mentioned on GitHubpytorchBSD-2-Clause report
songhan/SqueezeNet-Residual mentioned on GitHubBSD-2-Clause report

Repository list and official/mentioned flags are the archive's, frozen 2025-07-28. Reachability, where shown, is from one Syntology probe window (2026-09-16 to 2026-09-18); repositories not probed show nothing. GitHub stars are not tracked.

Code Syntology ran Syntology

Not run by Syntology. Nothing on this page verifies that the listed code works.

Tasks

QuantizationReinforcement Learning

Results from the paper archive 2025-07-28

No leaderboard rows for this paper in the archive.

Report a problem or propose a change · a person checks every report against the paper or source before anything changes; decisions are listed on /corrections