Papers › Charge pump phase-locked loop with phase-frequency detector: closed form mathematical model

Charge pump phase-locked loop with phase-frequency detector: closed form mathematical model

5 Jan 2019arXiv:1901.01468links table onlyarchive 2025-07-28

Nikolay Kuznetsov, Marat Yuldashev, Renat Yuldashev, Mikhail Blagov, Elena Kudryashova, Olga Kuznetsova, Timur Mokaev

The archive published only this paper's code-link row. Authors, date and abstract are from arXiv's metadata (CC0), read from the Kaggle arXiv metadata snapshot of 2026-09-12 where its title matched the archive's; the title is the archive's.

Charge pump phase-locked loop with phase-frequency detector (CP-PLL) is an electrical circuit, widely used in digital systems for frequency synthesis and synchronization of the clock signals. In this paper a non-linear second-order model of CP-PLL is rigorously derived. The obtained model obviates the shortcomings of previously known second-order models of CP-PLL. Pull-in time is estimated for the obtained second-order CP-PLL.

PaperPDFCode

Code

mir/PFD-simulation officialmentioned in paper report

Repository list and official/mentioned flags are the archive's, frozen 2025-07-28. Reachability, where shown, is from one Syntology probe window (2026-09-16 to 2026-09-18); repositories not probed show nothing. GitHub stars are not tracked.

Code Syntology ran Syntology

Not run by Syntology. Nothing on this page verifies that the listed code works.

Results from the paper archive 2025-07-28

No leaderboard rows for this paper in the archive.

Report a problem or propose a change · a person checks every report against the paper or source before anything changes; decisions are listed on /corrections