{"url":"/task/high-level-synthesis","name":"High-Level Synthesis","slug":"high-level-synthesis","description_markdown":null,"categories":[],"source":{"archive":"pwc-archive (Hugging Face), CC BY-SA 4.0","snapshot":"2025-07-28","slug_source":"derived"},"counts":{"papers_tagged":96,"papers_with_code":40,"benchmarks":0,"benchmark_tables_in_archive":0,"benchmark_tables_shown":0,"benchmark_tables_withheld_as_spam":0,"benchmark_definition":"a leaderboard table with at least one row; benchmark_tables_shown also counts the zero-row tables; benchmark_tables_in_archive adds the tables withheld as spam","datasets":0,"subtasks":0,"parent_tasks":0},"benchmarks":[],"datasets":[],"subtasks":[],"parent_tasks":[],"papers":{"order":"repositories listed in the archive (desc), then date (desc); the archive holds no stars","population":"papers tagged with this task that list at least one repository in the archive","shown":30,"of":40,"tagged_in_all":96,"items":[{"url":"/paper/leflow-enabling-flexible-fpga-high-level","title":"LeFlow: Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks","date":"2018-07-14","arxiv_id":"1807.05317","repositories_listed":4,"syntology":null},{"url":"/paper/allo-a-programming-model-for-composable","title":"Allo: A Programming Model for Composable Accelerator Design","date":"2024-04-07","arxiv_id":"2404.04815","repositories_listed":2,"syntology":{"n":20,"n_ran":13,"n_unverified":7,"n_pointer_only":0}},{"url":"/paper/hardware-efficient-deconvolution-based-gan","title":"Hardware-Efficient Deconvolution-Based GAN for Edge Computing","date":"2022-01-18","arxiv_id":"2201.06878","repositories_listed":2,"syntology":null},{"url":"/paper/fast-inference-of-deep-neural-networks-in","title":"Fast inference of deep neural networks in FPGAs for particle physics","date":"2018-04-16","arxiv_id":"1804.06913","repositories_listed":2,"syntology":null},{"url":"/paper/llm-dse-searching-accelerator-parameters-with","title":"LLM-DSE: Searching Accelerator Parameters with LLM Agents","date":"2025-05-18","arxiv_id":"2505.12188","repositories_listed":1,"syntology":null},{"url":"/paper/hls-eval-a-benchmark-and-framework-for","title":"HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design Tasks","date":"2025-04-16","arxiv_id":"2504.12268","repositories_listed":1,"syntology":null},{"url":"/paper/enhancing-cufp-library-with-self-alignment","title":"Enhancing CuFP Library with Self-Alignment Technique","date":"2025-03-24","arxiv_id":null,"repositories_listed":1,"syntology":null},{"url":"/paper/design-and-implementation-of-an-fpga-based","title":"Design and Implementation of an FPGA-Based Hardware Accelerator for Transformer","date":"2025-03-20","arxiv_id":"2503.16731","repositories_listed":1,"syntology":null},{"url":"/paper/neural-architecture-codesign-for-fast-physics","title":"Neural Architecture Codesign for Fast Physics Applications","date":"2025-01-09","arxiv_id":"2501.05515","repositories_listed":1,"syntology":null},{"url":"/paper/agentic-hls-an-agentic-reasoning-based-high","title":"Agentic-HLS: An agentic reasoning based high-level synthesis system using large language models (AI for EDA workshop 2024)","date":"2024-12-02","arxiv_id":"2412.01604","repositories_listed":1,"syntology":null},{"url":"/paper/hierarchical-mixture-of-experts-generalizable","title":"Hierarchical Mixture of Experts: Generalizable Learning for High-Level Synthesis","date":"2024-10-25","arxiv_id":"2410.19225","repositories_listed":1,"syntology":null},{"url":"/paper/learning-to-compare-hardware-designs-for-high","title":"Learning to Compare Hardware Designs for High-Level Synthesis","date":"2024-09-20","arxiv_id":"2409.13138","repositories_listed":1,"syntology":null},{"url":"/paper/rule4ml-an-open-source-tool-for-resource","title":"rule4ml: An Open-Source Tool for Resource Utilization and Latency Estimation for ML Models on FPGA","date":"2024-08-09","arxiv_id":"2408.05314","repositories_listed":1,"syntology":null},{"url":"/paper/exploring-the-limitations-of-kolmogorov","title":"Exploring the Limitations of Kolmogorov-Arnold Networks in Classification: Insights to Software Training and Hardware Implementation","date":"2024-07-25","arxiv_id":"2407.17790","repositories_listed":1,"syntology":null},{"url":"/paper/cufp-an-hls-library-for-customized-floating","title":"CuFP: An HLS Library for Customized Floating-Point Operators","date":"2024-07-18","arxiv_id":null,"repositories_listed":1,"syntology":null},{"url":"/paper/deep-inverse-design-for-high-level-synthesis","title":"Deep Inverse Design for High-Level Synthesis","date":"2024-07-11","arxiv_id":"2407.08797","repositories_listed":1,"syntology":null},{"url":"/paper/fsead-a-composable-fpga-based-streaming","title":"fSEAD: a Composable FPGA-based Streaming Ensemble Anomaly Detection Library","date":"2024-06-10","arxiv_id":"2406.05999","repositories_listed":1,"syntology":null},{"url":"/paper/synthai-a-multi-agent-generative-ai-framework","title":"SynthAI: A Multi Agent Generative AI Framework for Automated Modular HLS Design Generation","date":"2024-05-25","arxiv_id":"2405.16072","repositories_listed":1,"syntology":null},{"url":"/paper/fast-algorithms-for-spiking-neural-network","title":"Fast Algorithms for Spiking Neural Network Simulation with FPGAs","date":"2024-05-03","arxiv_id":"2405.02019","repositories_listed":1,"syntology":null},{"url":"/paper/hlsfactory-a-framework-empowering-high-level","title":"HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond","date":"2024-05-01","arxiv_id":"2405.00820","repositories_listed":1,"syntology":null},{"url":"/paper/hlstransform-energy-efficient-llama-2","title":"HLSTransform: Energy-Efficient Llama 2 Inference on FPGAs Via High Level Synthesis","date":"2024-04-29","arxiv_id":"2405.00738","repositories_listed":1,"syntology":null},{"url":"/paper/skip-the-benchmark-generating-system-level","title":"Skip the Benchmark: Generating System-Level High-Level Synthesis Data using Generative Machine Learning","date":"2024-04-23","arxiv_id":"2404.14754","repositories_listed":1,"syntology":null},{"url":"/paper/hierarchical-source-to-post-route-qor","title":"Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs","date":"2024-01-14","arxiv_id":"2401.08696","repositories_listed":1,"syntology":null},{"url":"/paper/understanding-the-potential-of-fpga-based","title":"Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference","date":"2023-12-23","arxiv_id":"2312.15159","repositories_listed":1,"syntology":null},{"url":"/paper/gnnhls-evaluating-graph-neural-network","title":"GNNHLS: Evaluating Graph Neural Network Inference via High-Level Synthesis","date":"2023-09-27","arxiv_id":"2309.16022","repositories_listed":1,"syntology":null},{"url":"/paper/towards-a-comprehensive-benchmark-for-high","title":"Towards a Comprehensive Benchmark for High-Level Synthesis Targeted to FPGAs","date":"2023-09-26","arxiv_id":null,"repositories_listed":1,"syntology":null},{"url":"/paper/inr-arch-a-dataflow-architecture-and-compiler","title":"INR-Arch: A Dataflow Architecture and Compiler for Arbitrary-Order Gradient Computations in Implicit Neural Representation Processing","date":"2023-08-11","arxiv_id":"2308.05930","repositories_listed":1,"syntology":null},{"url":"/paper/edge-moe-memory-efficient-multi-task-vision","title":"Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts","date":"2023-05-30","arxiv_id":"2305.18691","repositories_listed":1,"syntology":null},{"url":"/paper/dgnn-booster-a-generic-fpga-accelerator","title":"DGNN-Booster: A Generic FPGA Accelerator Framework For Dynamic Graph Neural Network Inference","date":"2023-04-13","arxiv_id":"2304.06831","repositories_listed":1,"syntology":null},{"url":"/paper/hlsdataset-open-source-dataset-for-ml","title":"HLSDataset: Open-Source Dataset for ML-Assisted FPGA Design using High Level Synthesis","date":"2023-02-17","arxiv_id":"2302.10977","repositories_listed":1,"syntology":null}],"syntology_records":1,"syntology_note":"a paper without a record is not a recorded non-run: it may lack an arXiv id or simply be absent from the graph layer"},"description_links":{"kept":0,"unwrapped_to_text":0,"bare_urls_linked":0,"relative_images_dropped":0,"rule":"internal links are kept only when the target slug exists in the catalog"},"syntology":{"read_at":"2026-09-25T09:33:49+00:00","claim":"Per-sample execution status on synthesized fixtures ('ran N of M samples'); not a correctness claim and not a ranking signal.","status_vocabulary":{"ran_honours":"ran, honoured the contract we drafted","ran_violates":"ran, violated the contract we drafted","ran_draft_wrong":"ran; our contract draft was wrong, not the code","ran_fixture":"ran; our fixture could not drive it","ran":"ran on a synthesized input","unverified":"unverified (harvested, no recorded run)"}},"not_shown":{"libraries":"the archive has no per-task library table","trend_sparklines":"the Trend column of the benchmarks table was a rendered image; it is not in the archive","social_and_latest_sorts":"stars and social signals are not in the archive"}}