{"about":{"site":"https://codewithpapers.app","non_affiliation":"Code with Papers and Syntology are not affiliated with, endorsed by, or sponsored by Papers with Code, Meta, or the pwc-archive mirror.","licence":"CC BY-SA 4.0","licence_url":"https://creativecommons.org/licenses/by-sa/4.0/legalcode","attribution":"https://codewithpapers.app/attribution","modified":"archive material modified by Syntology; see the attribution page"},"url":"/paper/learning-to-design-analog-circuits-to-meet","title":"Learning to Design Analog Circuits to Meet Threshold Specifications","arxiv_id":"2307.13861","date":"2023-07-25","proceeding":null,"authors":["Dmitrii Krylov","Pooya Khajeh","Junhan Ouyang","Thomas Reeves","Tongkai Liu","Hiba Ajmal","Hamidreza Aghasi","Roy Fox"],"abstract":"Automated design of analog and radio-frequency circuits using supervised or reinforcement learning from simulation data has recently been studied as an alternative to manual expert design. It is straightforward for a design agent to learn an inverse function from desired performance metrics to circuit parameters. However, it is more common for a user to have threshold performance criteria rather than an exact target vector of feasible performance measures. In this work, we propose a method for generating from simulation data a dataset on which a system can be trained via supervised learning to design circuits to meet threshold specifications. We moreover perform the to-date most extensive evaluation of automated analog circuit design, including experimenting in a significantly more diverse set of circuits than in prior work, covering linear, nonlinear, and autonomous circuit configurations, and show that our method consistently reaches success rate better than 90% at 5% error margin, while also improving data efficiency by upward of an order of magnitude. A demo of this system is available at circuits.streamlit.app","url_abs":"https://arxiv.org/abs/2307.13861v1","url_pdf":"https://arxiv.org/pdf/2307.13861v1.pdf","source":{"archive":"pwc-archive (Hugging Face), CC BY-SA 4.0","snapshot":"2025-07-28","licence_url":"https://creativecommons.org/licenses/by-sa/4.0/legalcode","row_kind":"abstracts"},"code_links":[{"paper_slug":"learning-to-design-analog-circuits-to-meet","repo_url":"https://github.com/indylab/circuit-synthesis","is_official":1,"mentioned_in_paper":1,"mentioned_in_github":0,"framework":"pytorch","reach":null}],"tasks":[],"methods":[],"datasets_introduced":[],"methods_introduced":[],"results":[],"syntology":{"syntology_url":"https://syntology.ai/paper/2307.13861","atlas_url":"https://app.syntology.ai/?focus=2307.13861","mcp":{"get_harvested_code_for_paper":{"arxiv_id":"2307.13861"}},"developers":"https://syntology.ai/developers","read_at":"2026-09-25T09:33:49+00:00","read_at_is":"when the build read Syntology's graph, not when any sample ran","claim":"Per-sample execution status on synthesized fixtures; not a correctness claim about the paper. Samples come from repositories linked to the paper, official or community; repo_kind says which.","repos":[{"provenance":"external:paperswithcode_snapshot_2025-07-28","url":"https://github.com/indylab/circuit-synthesis","reach":null}],"summary":{"ran":2,"ran_fixture":1},"by_repo_kind":{"official":{"samples":3,"ran":3,"repositories":1}},"repo_kind_vocabulary":{"official":"The archive marks this repository official for the paper","named_in_paper":"The archive records that the paper mentions this repository; it is not marked official","listed":"In the archive's code links for this paper, not marked official and not recorded as mentioned in the paper","found_in_text":"Syntology found this repository in the paper's own text; whether it is the authors' implementation is not asserted","community":"Not in the archive's code links for this paper; a community repository Syntology harvested"},"n_pointer_only_for_licence":3,"samples":[{"code_sha256_prefix":"d673810d81d599fe","entry":"ArgMaxDataset","repo":"indylab/circuit-synthesis","repo_kind":"official","path":"dataset.py","file_url":"https://github.com/indylab/circuit-synthesis/blob/HEAD/dataset.py","link_basis":"first_harvest_node","language":"python","status":"ran","verification_level":1,"contract_check":null,"metamorphic_tier":null,"behaviour_fingerprint":false,"licence":"NONE","inline_ok":false,"mcp_get_code":{"code_sha256":"d673810d81d599fe"}},{"code_sha256_prefix":"51bec183fd2d8a2e","entry":"BaseDataset","repo":"indylab/circuit-synthesis","repo_kind":"official","path":"dataset.py","file_url":"https://github.com/indylab/circuit-synthesis/blob/HEAD/dataset.py","link_basis":"first_harvest_node","language":"python","status":"ran","verification_level":1,"contract_check":null,"metamorphic_tier":null,"behaviour_fingerprint":false,"licence":"NONE","inline_ok":false,"mcp_get_code":{"code_sha256":"51bec183fd2d8a2e"}},{"code_sha256_prefix":"43500df035316fa1","entry":"scale_down_data","repo":"indylab/circuit-synthesis","repo_kind":"official","path":"dataset.py","file_url":"https://github.com/indylab/circuit-synthesis/blob/HEAD/dataset.py","link_basis":"first_harvest_node","language":"python","status":"ran_fixture","verification_level":1,"contract_check":"RAISES","metamorphic_tier":null,"behaviour_fingerprint":false,"licence":"NONE","inline_ok":false,"mcp_get_code":{"code_sha256":"43500df035316fa1"}}]},"arxiv_metadata":null,"syntology_extracted_results":null}